

FIG. 1




FIG. 2





FIG. 3



(See Fig. 4B)

FIG. 4A




FIG. 4B





FIG. 5



(See Fig. 6B)

FIG. 6A




FIG. 6B






FIG. 7




FIG. 8A

(See Fig. 8B)



**FIG. 8B**




FIG. 9





FIG. 10






FIG. 12





FIG. 13



$I_{OL}$  current calibration to reference value with analog control voltage

FIG. 14





FIG. 15



FIG. 16




FIG. 17






FIG. 18



Receive or transmit clock alignment using PLL (phase-locked-loop)

FIG. 19



Transmitter clock aligner with output register/predriver/driver loop compensation

FIG. 20






FIG. 21








FIG. 24






FIG. 25






Adjustable termination with calibration to reference value

FIG. 26



Adjustable  $I_{OL}$  current with calibration to reference value

FIG. 27







FIG. 29



(See Fig. 30A)




FIG. 30B




FIG. 31




FIG. 32




FIG. 33




FIG. 34

$t_S + t_Q = k1$   
 $t_{S1} + t_{Q1} = k3$   
 $t_{S2} + t_{Q2} = k5$   
 $t_S + t_Q = k7$   
 $t_V - t_H = k2$   
 $t_V - t_{H1} = k4$   
 $t_V - t_{H2} = k6$   
 $t_V - t_H = k8$   
 transmitter => receiver  
 transmitter => sampler 1  
 sampler 1 => sampler 2  
 sampler 2 => receiver




FIG. 35A




FIG. 35B




FIG. 35C






FIG. 36




FIG. 37




FIG. 38




FIG. 39






FIG. 40






FIG. 41C




FIG. 42






FIG. 43A




FIG. 43B




FIG. 43C






FIG. 44






FIG. 45C




FIG. 45D






FIG. 46








FIG. 47C